

Recent updates on CHERI and the CHERI Research Centre (CRC)

Professor Robert N. M. Watson
Director, CHERI Research Centre
University of Cambridge

CHERITech'25
University of Manchester
14 November 2025



CHERI
CHERI Research Centre

**Ask me
about a
demo!**


(No, there
definitely isn't
time!)

About the CHERI Research Centre (CRC)



- Created as of April 2025 at the University of Cambridge
 - Funded by DSIT / EPSRC
 - Further financial support from DARPA, Arm, Google, and Codaip
 - In-kind contributions from Capabilities Limited, CHERI Alliance, and SCI Semi
- Roughly 40 individual contributors, primarily in West Cambridge
 - Led by Professors Robert Watson, Simon Moore, and Peter Sewell
 - ~20 staff members, ~10 affiliated PhD students
 - ~15 regular industrial and academic visitors
- Three high-level mandates:
 - Standards, open source, and infrastructure (e.g., w/RISC-V I)
 - Direct support for industrial CHERI adopters (e.g., march advice)
 - Engagement, public policy, evidence, demonstrations (e.g., memory-safety policy)
- If you would like to engage with the CRC, don't hesitate to reach out!

CHERI Research Centre remit



A few selected areas of CRC work

We have a lot going on, so this is just a sample!

- Finalising and validating RISC-V International's RVY spec
 - Updating CHERI reference material based on DSbD
 - Memory-safety standardisation
 - Awards received
- } More on these in a moment

But some other useful things to know about spanning research and transition:

- Ongoing microarchitectural research – using CHERI to improve performance (e.g., capability-aware microarchitectural optimisations), temporal safety, ...
- Rich evaluation of CHERI C/C++ experiences and results
- Adversarial research across a range of CHERI-enabled code bases
- Fine-grained compartmentalisation model and implementation improvements
- CHERI support in language runtimes such as V8


Finalising and validating RISC-V International's RVY spec

Alongside our direct contributions to the RVY specification within RISC-V International, we have been working with our industrial partners by:


- Implementing RV64Y in our ChERI-Toooba research microarchitecture
- Driving maturity of application ISA feature variants for compartmentalisation and temporal safety – based on extensive learnings from Morello
- Adapting CheriBSD to RV64Y, including features such as c18n, temporal safety not used in other current OS adaptations
 - Full CheriBSD research software stack now running on three independently implemented RV64Y microarchitectures on FPGA, including Codaip's X730 and CapLtd's CVA6-CHERI
- Working with those partners to mature other RVY adaptations of key Cambridge-originated open-source artifacts such as ChERI LLVM, QEMU
- →← close to having a specification with finalised opcodes .. and ratification!

Want to be clear that industrial partners such as Codaip, Google, and SGI Semi have played remarkable leadership roles in developing the production ISA!

Updating CHERI reference material based on DSbD



- A lot was learned during DSbD
 - Multiple mature industry-developed microarchitectures
 - ~5MLoC of memory-safe C/C++ to >250MLoC!
- Now gathering, distilling, consolidating results via papers + technical reports – and collaborating!
 - New **CHERI Roadmap for Linux** built on lessons from CheriBSD research OS as well as Arm, Codalisp, etc.
 - Updated **CHERI C/C++ Programming Guide** improving advice, specifying C/OS APIs, sub-object bounds etc.
- In general, these are now living documents hosted in mdbook format on github.io facilitating easier access and community contributions



A little more of a deep dive: Memory-safety standardisation

Goal:

Achieve universal adoption of strong memory safety, utilizing any suitable technologies, over a 30-year timeline.

The bad news about strong memory safety ...

Incentives to adopt architectural, programming-language, and formal methods approaches to strong memory safety at scale appear to be at best mixed:

- Eliminating these vulnerabilities requires **raising industrial best practice**: A significant investment with a multi-decade timeline and developer retraining
- **Vulnerability resistance has little perceived demand** in most consumer and enterprise markets, even if you could quantify those benefits
- The **opportunity cost** for improvements in engineering practice and security are high vs. pursuing instead investing in features customers actually ask for
- **Multi-decade strategies** are hard enough in government, let alone industry

The result is good feelings and (sometimes) token gestures from vendors .. but limited interest in targeting billions of lines of C/C++ Trusted Computing Base (TCB) being continuously deployed even in entirely new products.

Hyperbolic scepticism slide

While attempting to transition our own work on CHERI, we have frequently encountered the argument that a modest (2%-5%) growth in overheads such as dynamic DRAM access footprint, at data-center scale, in return for universal strong memory safety, would be an unaffordable energy cost for the industry.

Recent news suggests that this is a ...
... complicated claim ... but ...
**this is now an issue of incentives, and
no longer one of technology.**

Hungry for Energy, Amazon, Google and Microsoft Turn to Nuclear Power

Large technology companies are investing billions of dollars in nuclear energy as an emissions-free source of electricity for artificial intelligence and other businesses

▶ Listen to this article · 7



Microsoft chooses infamous nuclear site for AI power



FORBES > BUSINESS > ENERGY

AI Is Pushing The World Toward An Energy Crisis

Ariel Cohen Contributor @

Ariel Cohen is a D.C.-based contributor who covers energy and security

Follow



May 23, 2024, 09:00am EDT

Updated May 24, 2024, 04:05pm EDT



Data centers used for AI computing will require increased amounts of energy. MICROSOFT 4. BLOG

Electricity grids creak as AI demand soars




GETTY IMAGES

Chris Baraniuk
Technology reporter

CACM February 2025: It is time to standardize principles and practices for software memory safety

Co-authored with partners including Arm, Google, Microsoft argued memory-safety standardisation is required to enable:

- Industrial best practice
- Concise acquisition requirements
- Reliable + meaningful procurement
- Product liability legislation and insurance
- Review and audit of systems
- Test and evaluation (T&E)
- Common Criteria Certification Requirements to include lab-certifiable memory safety
- Subsidies, tax incentives, or other mechanisms
- Regulatory interventions for specific classes of products or use cases
- Safe harbor provisions in future software liability regimes



Memory-safety standardisation

The paper elaborated an agenda that included:

- **Develop an intellectual framework** that allows [formal methods, architectural memory safety, memory-safe languages] to be consistently described, with their benefits and costs documented in common language that can be used in reasoning about potential use cases
- **Develop and document improvements to current industrial practices** able to support the development and composition, of strongly memory-safe systems in a manner acceptable to industry
- **Enable the clear enunciation of technology-neutral memory-safety requirements** facilitated by these technologies, and of improved practices for the purposes of acquisition, compliance, regulation, composition, and so on.

But this raises a question: What is memory safety?

This is in fact part of the problem – there are various partial (and often conflicting) definitions spanning various technologies and approaches

To engage with this, we are working to define CHERI-centred abstract definitions of memory safety that we hope will be (fairly) generalisable

Requires us to much better understand a number of ideas that are not necessarily well represented in other higher-level systems; e.g.,

- A clear definition of language-level “referential memory safety” that motivates various CHERI design choices
- What “sub-allocation” means – a key activity for memory allocators, which on CHERI can themselves be memory safe
- What “sub-object” means – a concept possibly specific to C/C++
- Notions of spatial and temporal safety motivated by non-aliasing guarantees, with flexibility on precision and faulting behaviours
- A memory-safety perspective on what “compartmentalisation” is

Memory-safety definitions: A CHERI perspective

WORKING DRAFT - 7 November 2025

Robert N. M. Watson ¹	Hesham Almatary ¹	John Baldwin ¹
David Chienail ¹	Brooks Davis ¹	Alfredo Mazzinghi ¹
Vadim Sukhomlinov ²	Domagoj Stofa ³	Konrad Witaszczyk ⁴

¹ University of Cambridge ² Capabilities Limited ³ Ararat River Consulting
⁴ SGI Semiconductor ⁵ Google, Inc.

Note: Please contribute to this document only if your organisation has ETSI membership, or you are able to commit to copyright assignment to one of them.

This is a working document created by the CHERI research team, and intended to contribute to discussion about memory-safety definitions associated with the ETSI standardisation process taking place from 2025-2028. This is the first exposure for these definitions, and they will likely require significant change (and more likely a total rewrite) as part of this work.

This document is limited to definitions around **memory safety**, and is not intended to more broadly address the definition of **type safety**, a more powerful set of properties that are, in practice, often rested on memory safety.

Although grounded in our experiences developing CHERI, and in transitioning CHERI into industrial use, it is the intention of this work that its memory-safety definitions have the potential to span a broad spectrum of technologies and approaches, including:

- Formal verification of memory-safety properties (e.g., `seL4`'s C-language subset and verified properties)
- Memory- and type-safe programming languages (e.g., `OCaml`, `Swift`, and safe Rust, as well as, potentially, safe subsets of C and C++)
- Architectural (hardware-enabled) memory safety (e.g., CHERI)

In addition, these definitions should apply with ‘degraded semantics’ to mitigation technologies that partially implement these properties, including:

- Incomplete static validation tools such as various LLVM analysers, Coverity, Fortify, linter tools, and machine-learning-based techniques
- Secrets-based or incomplete software mitigation technologies such as stack canaries, Control-Flow Integrity (CFI), and compiler-implemented shadow stacks
- Secrets-based or incomplete hardware mitigation technologies such as pointer authentication, memory tagging, landing pads, and architectural shadow stacks

Necessarily, this document is presented from our own perspective and understanding – particularly, one influenced by experiences in developing and deploying CHERI and its C/C++ memory-safety models. We hope to evolve this document to better incorporate other perspectives, such as from the programming-language and formal-verification communities.

Memory-safety standardization in ETSI

- New ETSI working group, part of TC CYBER, to **standardize memory-safety definitions**

2025-09

Work Programme

Version 3.0.1

Simple Search | Advanced Search | Pre-Defined Results | Help

Details of 'DTS/CYBER-00165' Work Item

ETSI

CYBER

Work Item Reference

ETSI Doc. Number

ETP

Technical Body to Change

DTS/CYBER-00165

TS 104 188

CYBER

Current Status (Click to View Full Schedule)

Latest Version

Cover Date

Next Milestone

Early draft (2025-11-08)

0.0.2 Draft

View Standard Information

Creation Date

2025-09-27

Administrative Information

Technical Office

Management Document ID

Manager: Zelenkova

Kim Nieuwenhuis

No

Title

Cyber Security (CYBER) Memory safety requirements

Scope and Field of Application

The scope of this work item is to develop memory safety assurance levels and specific requirements to meet them. In this regard, the work will entail the formulation of a vocabulary that is independent of any particular vendor, and a systematic classification scheme for memory safety technologies. In addition, the work will provide concrete examples that facilitate the extent to which certain technologies fulfil these assurance levels and the corresponding requirements.

Supporting Organizations

Cadence Communications, SBS, Astar, NCCG, Google Ireland Limited, CIS, ZTTG, Accenture, Palo Alto Networks

Safety

Keywords

Project

Chapters

Prerequisites

Masterplan

Deliverables

SAFETY: SECURITY

Official Journal

2025-11-08: paragsmann Draft contributed - V 0.0.2 contributed for information in CYBER/25/NE/002005 as Early draft

2025-11-08: ZWINGMAN: A new draft is updated - V 0.0.2 with status: Early draft, with comment: Update of document structure, the version was automatically created for the ETSI range

2025-09-02: paragsmann Draft contributed - V 0.0.1 contributed for discussion in CYBER/25/40025 as Early draft

2025-09-02: ZWINGMAN: A new draft is updated - V 0.0.1 with status: Early draft

2025-09-13: Kim Nieuwenhuis Work item adopted CYBER, see contribution CYBER/25/030114

2025-09-12: ZWINGMAN: Wf proposed to TS CYBER, see contribution CYBER/25/401114

2025-09-11: ZWINGMAN: Wf proposed to TS CYBER, see contribution CYBER/25/401113

2025-09-10: ZWINGMAN: Wf proposed to TS CYBER, see contribution CYBER/25/401112


- Met in-person Sophia Antipolis in September 2025 to start work
- Further online meetings since, with active contributions from CapLtd, Qualcomm, Google building on existing work
- Target to have significantly complete draft by end March 2026
- Do let us know if you are interested in being involved – whether within or outside ETSI
- This is (hopefully) just the first part of a larger standardisation agenda feeding into industry/sector standards, new engineering practice and processes; e.g.,
 - CRA requirements for operating systems in ESI
 - Industrial sector standards
 - Security certification standards



Wrapping up

HISC'25 yesterday: Talk from Dave Kleidermacher, VP Engineering, Security and Privacy for Android


Exciting Horizons: CHERI and Code Refactoring



- 01 — CHERI: Retrofits pointer capabilities to massive OS codebases, eliminating a large class of vulnerabilities and confused deputy problems with simple toolchain and allocator hardening.
- 02 — The Great Refactor: Using GenAI for large-scale C/C++ to Rust transpilation, leveraging 'verified lifting' to formally prove correspondence. This promises to retrofit at scale in 5-10 years.

GenAI sceptics will feel a real and understandable sense of caution reading this slide, but the key thing is mindshare.

And picked up two IEEE security and privacy awards



- **IEEE S&P Test of Time Award** for paper on CHERI compartmentalization
- **IEEE S&P 2024 Best Paper Award** for CHERI memory protection at scale

Join us for CHERI Blossoms 2026 in Cambridge!

[WHO WE ARE ▾](#)[MEMBERSHIP ▾](#)[DISCOVER CHERI ▾](#)[NEWS ▾](#)[EVENTS ▾](#)[CONTACT US](#)

[Home](#) » [Events](#) » CHERI Blossoms Conference 2026

CHERI Blossoms Conference 2026

Date: 26 – 27 March 2026

Location: Cambridge, UK

[Register](#)[Call for Papers](#)

And join us for CHERI's 15th birthday party!



Wrapping up

The CHERI Research Centre aims to support CHERI adoption through a blend of:

- New research (e.g., CHERI for language runtimes, adversarial work),
- Industrial engagement (e.g., reference designs, standards), and
- Engagement (e.g., public policy, demonstrations, hosting events).

We are eager to help understand and resolve challenges to adoption – definitely technical issues e.g., in hardware and software, and technical barriers to adoption, but also non-technical ones.

We welcome collaboration, and would love to work with you to help you figure out how to make CHERI a reality.



But standardising
security things has
gone horribly wrong
in the past!

Yes, definitely, sometimes .. but recent experience with focused specifications on strongly motivating topics is rather more positive!